Digital Design Engineer(J10797)

1.Responsible for the digital design of IP modules, IP subsystems, and/or for the chip top level integration 2.RTL design and verification of digital IP modules: Responsible for the implementation of your IP modules, overseeing the module-level verification in close cooperation with the verification team, and debugging failing test cases on module level and SoC top level. 3.Synthesis: deliver a t…… 完整岗位描述与官方投递入口,请登录后在岗位详情页查看。

本站当前在招 1914 个天津岗位（全城各职能合计），其中 763 个公开标注了薪资。按这些标注统计：月薪（税前）主流区间 6K ~ 10K（25~75 分位），中位约 7K，最低 2K、最高 200K。